I. INTRODUCTION
Digital pulse width modulation (PWM) techniques have been extensively studied over the last decade due to the availability of low cost, high performance digital controllers. While DSPs have been the most common platform to implement digital PWM, new devices allowing parallel computation have recently been used for power converter control.
FPGAs have recently become very popular platforms for the implementation of digital PWM in three phase inverters, including space vector modulation [1] [2] [3] [4] [5] [6] [7] [8] . FPGAs have the advantage over DSPs that instructions can be executed in parallel rather than in series, thus reducing processing time and increasing the controller bandwidth. In particular an FPGA based PWM modulator can take multiple samples of the reference voltage and recompute the power converter switching states and timers several times over one switching period [4] , [9] [10] [11] . This is a clear advantage over typical DSP based controllers where the reference is typically sampled no more than twice in one switching period, with a technique often referred to as "double update" [12] .
The multiple sampling method is addressed in [4] as "resample uniform" and is applied to sine triangle PWM, while in [9] and [10] is called "multisampled" PWM and is used to control dc-dc converters. In [11] the term "naturally sampled space vector modulation" is used to indicate that "oversampling" approaches the bandwidth of the classic naturally sampled (analog) pulse width modulator [13] [14] [15] .
This paper presents the analytical and experimental verification that an FPGA based controller reduces the output voltage distortion in a space vector modulated voltage source inverter. This is possible because of the increased controller bandwidth which is achieved via multiple sampling of the reference voltage over one switching period when space vector modulation is implemented.
The digest is organized as follows: section II presents the multiple sampling technique with a brief overview of space vector modulation. In section III the linearized model of the inverter including load and controller is presented through state space equations. The simulated and experimental Bode plots used to tune the PI controllers are also included. Section IV presents experimental measurements to support the claim of reduced VSI output voltage distortion. The conclusions are presented in section V.
II. FPGA IMPLEMENTATION OF SPACE VECTOR MODULATION WITH MULTIPLE SAMPLING
The space vector modulation technique for the three phase VSI shown in Fig. 1 is well known and well documented, [11, [13] [14] [15] . The space vector hexagon shown in Fig. 2 maps the eight possible switching states for the six transistors in the VSI. The six active switching states are identified by vectors and labels such as (pnn) where p and n indicate connection to the positive and negative DC bus respectively. The switching state (pnn) means that phase A is connected to the positive DC bus (V an =V dc /2) because the top transistor is on and that phases B and C are connected to the negative DC bus (V bn = V cn =-V dc /2) because their bottom transistors are on. The two zero vectors, (nnn) and (ppp), are represented by a single point in the center of the hexagon. The reference voltage, V ref , is typically sampled once (single update) or twice (double update) during one switching period, T s . The timers that define how long to stay at each switching state, T 0 , T 1 and T 2 , are updated every time the reference voltage is sampled. As the update rate of the sampled signals increases the discrete system converges on the behavior of a continuous system provided that the entire discrete algorithm is being updated at a very high rate [11] . With the use of an FPGA the reference voltage, V ref , can be sampled multiple times over one switching period. Fig. 3 shows the cases when 1, 2 and 4 samples of V ref are taken per switching period. In this paper typical double update PWM is compared to PWM with 20 updates per period to show how the increased update rate reduces the output voltage phase and gain error. Details of the FPGA implementation can be found in [11] . The controller block diagram in Fig. 5 includes abc variables as well as synchronous reference frame variables used for the PI controllers. When the circuit variables are transformed to the qdo reference frame, the zero sequence variables are ignored because the zero sequence load current is zero (i oa +i ob +i oc =0), therefore we will only discuss the qd reference frame. In particular the filter capacitor voltages, v cfan , v cfbn , v cfcn , transformed into the qd reference frame are , v cfbn , v cfcn ) . The equations are derived for an arbitrary reference frame representation of the system [16] , although the PI controllers are implemented in the synchronous reference frame.
In order to derive the state space model of the system, the differential equations in the s domain (2), (3) and (4) representing the physical subsystem in Fig. 4 are transformed from the abc to the qd reference frame using the well known transformation matrix (4) (5) [16] . This transformation can be shown to yield the set of differential equations in matrix format (6) , where the matrices M ph and N ph are shown in (7) and (8) respectively. The subscript "ph" stands for "physical system", referring to the VSI output filter and load passive components shown in Fig. 4 
The next step is to include the control system. In order to accomplish this goal the assumption of unity gain for the switching inverter is made and equations (9) and (10) 
In order to include the two PI controllers in the state space model of the system some manipulation of the equations is required.
First, the integrators of PI controllers are represented as state variables as shown in (11) and (12 
Substituting (11) and (12) into (10) and (9) respectively and rearranging, yields (13) 
Finally, using (11) through (14) in (6) 
The state variables xi q , xi d , xv q , xv d , represent the integrators of the PI controllers in the system as defined in (11) and (12) . While (15) was derived for a generic qd reference frame, the synchronous reference frame was used for the control system as shown in Fig. 5 . 
The gain and phase of the q synchronous axis output voltage with respect to the input are plotted in Fig. 6 and Fig.  7 respectively. The circuit parameters are the same ones used for the experimental set-up and are shown in Table I . The analytical model was used to tune the PI gains of the VSI controller. The same PI gains were used for all experimental measurements, regardless of the number of samples per switching period. Note that the model for the VSI assumes a unity gain transfer function for the "Space vector modulator" block shown in Fig. 5 . This assumption is not exact when single or double update is used. In fact it has been shown that a measurable phase delay exists, however this phase delay is dramatically reduced when multiple update rates, such as 16 or 20 are used [11] . Fig. 8 and Fig. 9 show the experimental measurements of voltage gain and phase delay for the block "Space vector modulator" in Fig. 5 [11] . In particular the phase delay shown in Fig. 9 is significant when single and double update rates are used, especially for higher frequencies.
On the other hand higher update rates dramatically reduce the phase delay, thus making the unity gain model more accurate. IV. EXPERIMENTAL MEASUREMENTS A VSI with an LC filter output and an inductive load was set up in the laboratory to show that the multiple sampling technique presented in this paper results in a significant reduction of output voltage distortion. Fig. 10 shows the schematic of the laboratory set up. In the actual lab setup a 1200 Ω resistor is in parallel with the load inductor. This is approximately equal to the inductive load case that was used to tune the pi controllers. Double update space vector modulation was implemented as a benchmark and compared to space vector with 20 samples per switching period under the same conditions, including the controller gains. Table I shows the parameters and component values for the experimental measurements. Note that the load is inductive and very large to simulate noload conditions. The operating conditions in the laboratory include expected distortion sources such as dead time, device voltage drop and DC bus voltage ripple. Fig. 11 contrasts the spectrum of the VSI output voltage (line-to-line, rms) when double update and when 20 samples per period are used respectively. Fig. 12 shows the zoom on the frequency axis. The average spectrum obtained with 20 samples lays clearly below the one obtained with double update all to way to the switching frequency where the two spectra are identical. This accounts for the increased controller bandwidth. The experimental data was acquired via USB interface and post-processed in Matlab. Three spectra were averaged to create each average spectrum. The case where the timers are re-computed 20 times per switching period shows a clear advantage, with THD=1.71% compared to the THD=2.54% obtained with 2 computations (double update) per switching period. The THD was computed using the first 50 harmonics of the fundamental (60Hz), thus up to 3kHz, to capture the low frequency spectrum. V. CONCLUSIONS Embedding space vector modulation in an FPGA creates an opportunity to recompute the space vector timers multiple times during one switching period. This technique is often referred to as multiple sampling of the reference signal and can be implemented only if parallel computing is possible, as is the case with FPGA based controllers. This paper shows that the increased controller bandwidth, resulting from multiple sampling, is very beneficial for the output voltage quality. Bode plots created from simulations were used to understand the system gain and phase margins and tune the PI controller gains. Experimental time domain and frequency domain waveforms show the improved voltage quality of the VSI output voltage when 20 samples per period are used compared to typical double update space vector modulation.
